A 20-Gbps receiver bridge chip featuring auto-skew calibration and continuous-time linear equalization is proposed to support the mobile industry processor interface D-PHY version 2.0 specification ...
Abstract: High-speed time-interleaved analog-to-digital converters (TI-ADCs) are sensitive to timing skew mismatch. Autocorrelation-based background timing skew calibration techniques require small ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results